74HC377 DATASHEET PDF

74HC datasheet, 74HC circuit, 74HC data sheet: PHILIPS – Octal D- type flip-flop with data enable; positive-edge trigger,alldatasheet, datasheet. 74HC datasheet, 74HC circuit, 74HC data sheet: ETC1 – OCTAL D- TYPE FLIP-FLOP WITH DATA ENABLE POSITIVE EDGE TRIGGER,alldatasheet . 74HC Datasheet, 74HC PDF, 74HC Data sheet, 74HC manual, 74HC pdf, 74HC, datenblatt, Electronics 74HC, alldatasheet, free.

Author: Malalar Goltiran
Country: Grenada
Language: English (Spanish)
Genre: Life
Published (Last): 10 September 2016
Pages: 165
PDF File Size: 6.62 Mb
ePub File Size: 11.37 Mb
ISBN: 720-1-26592-370-8
Downloads: 79468
Price: Free* [*Free Regsitration Required]
Uploader: Jugor

The 3-state outputs are controlled by the output-enable input. This allows the outputs to interface directly with bus orientated systems. Buffer storage Holding registers Data storage and multiplexing Fig.

74HC Selling Leads, Price trend, 74HC DataSheet download, circuit diagram from

Data is shifted serially through the shift register on the. Features and benefits 3. Ordering information The dataaheet an 8-stage serial shift register.

It has a storage latch associated with each stage. Ordering information The is a stage serial shift register. Ordering information The is a dual 4-bit internally synchronous BCD counter. The counter has an. Applications The is a edge-triggered dual JK flip-flop which features independent set-direct SDclear-direct. Each has two address inputs na0 and na1, an active.

The outputs are fully buffered for the highest noise. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. Ordering information The is a dual negative edge triggered JK flip-flop featuring individual J and K inputs. Datasheett description The is an 8-bit D-type transparent latch with 3-state outputs.

The device features latch enable LE and output enable OE inputs. Ordering information The decodes three binary weighted address inputs A0, A1 and A2 to eight mutually exclusive.

General description The is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel Q0 to Q7 outputs.

Ordering information The is a for liquid crystal and LED displays. It has four address inputs D0 to D3an active. Using sub-micron CMOS technology. Ordering 74hc3777 The is an parallel-to-serial converter with a synchronous serial data input DSa clock. Applications The is a dual D-type flip-flop that features independent set-direct input SDclear-direct input. General description The is an 8-bit synchronous down counter.

  HET TIBETAANSE BOEK VAN LEVEN EN STERVEN PDF

It has control inputs for enabling or disabling the clock CPfor clearing the counter to its. Each input has a Schmitt trigger circuit.

It is specified in. Ordering information The is a quad positive-edge triggered D-type flip-flop with individual data inputs Dn. A 4-bit address code determines. Ordering information The is a programmable timer which consists of a stage binary counter, an integrated. The is specified in compliance. The input can be driven from either 3. This feature allows the use of these. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low.

General description The is a single-pole throw analog switch SP16T suitable for use in analog or digital This device consists of four full adders with fast. The device is used primarily as a 6-bit edge-triggered storage register. The information on the.

General description The provides the single D-type flip-flop with dataaheet output. The flip-flop will store the state of data input D that meet the set-up.

The is a bit. This device consists of an 8 bit shift register and latch.

Ordering datasneet The is an octal positive-edge triggered D-type flip-flop. The device features clock CP. Ordering information The is a dual 4-input NOR gate. Inputs also include clamp diodes that enable the use of current. The 3-state output is controlled by the output enable input OE. The DM74LS selects one-of-eight data sources. Synchronous operation is provided by having all flip-flops. Low-power D-type flip-flop with set and reset; positive-edge trigger Rev.

General description The provides a low-power, low-voltage single positive-edge triggered. For a complete data sheet, please also download: Start display at page:.

Dataheet Watkins 3 years ago Views: Data is shifted serially through the shift register on the More information. It has a storage latch associated with each stage More information. Dual BCD counter Rev.

The counter has an More information. Dual JK flip-flop Rev. Daatasheet The is a edge-triggered dual JK flip-flop which features independent set-direct SDclear-direct More information.

Applications 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. Each has two address inputs na0 and na1, an active More information.

  INFERNAL CONTRAPTION RULES PDF

The outputs are fully buffered for the highest noise More information. Product specification IC24 Data Handbook. Triple single-pole double-throw analog switch Rev. Octal D-type flip-flop; positive edge-trigger; 3-state Rev.

The device More information. Dual JK flip-flop with reset; negative-edge trigger Rev. Ordering information The is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, More information. Octal D-type transparent latch; 3-state Rev. When LE More information. Ordering information The decodes three binary weighted address inputs A0, A1 and A2 to eight mutually exclusive More information.

The binary More information. It has four address inputs D0 to D3an active More information. Ordering information The is an parallel-to-serial converter with a synchronous serial data input DSa clock More information. Dual D-type flip-flop Rev.

74HC377 Datasheet

Applications The is a dual D-type flip-flop that features independent set-direct input SDclear-direct input More information. It has control inputs for enabling or disabling the clock CPfor clearing the counter to its More information.

The gate switches More information. Octal D-type transparent latch; 3-state. It is specified in More information. Quad D-type flip-flop with reset; positive-edge trigger Rev.

Ordering information The is a quad positive-edge triggered D-type flip-flop with individual data inputs Dn More information. A 4-bit address code determines More information. Ordering information The is a programmable timer which consists of a stage binary counter, an integrated More information. The is specified in compliance More information. This feature allows the use of these More information. Hex buffer with open-drain outputs Rev. The outputs are open-drain and can be connected to datashfet open-drain outputs to implement active-low More information.

The switch More information. This device consists of four full adders with fast More 74yc377. The information on the More information. Low-power D-type flip-flop; positive-edge trigger; 3-state Rev. The flip-flop will store the state of data input D that meet the set-up More information. This device can be used as two 8-bit transceivers or one bit transceiver. The is a bit More information.